

09/976, 213

Sw  
5-7-07

1        Figures 50 and 51 are diagrams that illustrate the building of a packet queue in  
2        connection with the operation of the embodiment of Figure 48.  
3        Figure 52 is a diagram that illustrates a technique for accessing certain  
4        information stored in external memory in a reduced amount of time in connection  
5        with the embodiment of Figure 48.  
6        Figure 53 is a diagram that illustrates a serial bus that couples an egress MS-  
7        SAR of a line card to an ingress MS-SAR of the same line card. The egress MS-  
8        SAR can use the serial bus to backpressure the sending ingress MS-SAR.  
9        Figure 54 is a block diagram on one particular embodiment of incoming SPI-4  
10       interface block 201 of Figure 10.  
11       Figure 55 is a diagram of input control block 801 of Figure 54.  
12       Figure 56 is a diagram of output control block 803 of Figure 54.  
13       Figure 57 is a block diagram of one particular embodiment of segmentation block  
14       203 of Figure 10.  
15       Figure 58 is a block diagram of one particular embodiment of memory manager  
16       block 204 of Figure 10. Figures 58A and 58B together form a more detailed version  
17       of Figure 58.  
18       Figure 59 is a block diagram of one particular embodiment of reassembly block  
19       205 of Figure 10. Figures 59A-59D together form a more detailed version of Figure  
20       59.  
21       Figures 60A-60<sup>J</sup> are diagrams that illustrate reassembly types carried out by the  
22       reassembly block of Figure 59. The function of the reassembly block in each of  
23       these reassembly types can be described at the functional level in Verilog, and  
24       hardware circuitry realized from the Verilog using hardware synthesis software.  
25       Figure 61 is a diagram of one particular embodiment of outgoing SPI-4 interface  
26       block 206 of Figure 10. Figures 61A and 61B together form a more detailed version  
27       of Figure 61.  
28       Figure 62 is a diagram of CPU interface block 211 of Figure 10.  
29

30       DETAILED DESCRIPTION

31       Figure 4 is a simplified diagram of a router 100 in accordance with an  
32       embodiment of the present invention. Router 100 includes a plurality of line cards

09976213-101201  
Sw  
5-7-07